Microchip Technology /ATSAME53J20A /OSCCTRL /INTFLAG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTFLAG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (XOSCRDY0)XOSCRDY0 0 (XOSCRDY1)XOSCRDY1 0 (XOSCFAIL0)XOSCFAIL0 0 (XOSCFAIL1)XOSCFAIL1 0 (DFLLRDY)DFLLRDY 0 (DFLLOOB)DFLLOOB 0 (DFLLLCKF)DFLLLCKF 0 (DFLLLCKC)DFLLLCKC 0 (DFLLRCS)DFLLRCS 0 (DPLL0LCKR)DPLL0LCKR 0 (DPLL0LCKF)DPLL0LCKF 0 (DPLL0LTO)DPLL0LTO 0 (DPLL0LDRTO)DPLL0LDRTO 0 (DPLL1LCKR)DPLL1LCKR 0 (DPLL1LCKF)DPLL1LCKF 0 (DPLL1LTO)DPLL1LTO 0 (DPLL1LDRTO)DPLL1LDRTO

Description

Interrupt Flag Status and Clear

Fields

XOSCRDY0

XOSC 0 Ready

XOSCRDY1

XOSC 1 Ready

XOSCFAIL0

XOSC 0 Clock Failure Detector

XOSCFAIL1

XOSC 1 Clock Failure Detector

DFLLRDY

DFLL Ready

DFLLOOB

DFLL Out Of Bounds

DFLLLCKF

DFLL Lock Fine

DFLLLCKC

DFLL Lock Coarse

DFLLRCS

DFLL Reference Clock Stopped

DPLL0LCKR

DPLL0 Lock Rise

DPLL0LCKF

DPLL0 Lock Fall

DPLL0LTO

DPLL0 Lock Timeout

DPLL0LDRTO

DPLL0 Loop Divider Ratio Update Complete

DPLL1LCKR

DPLL1 Lock Rise

DPLL1LCKF

DPLL1 Lock Fall

DPLL1LTO

DPLL1 Lock Timeout

DPLL1LDRTO

DPLL1 Loop Divider Ratio Update Complete

Links

()